Nexperia
Or cross multiple parts
×

SOT1203

SOT1203

plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm body

外形图

封装版本 封装名称 封装说明 参考 发行日期
SOT1203 XSON8 plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm body 2010-04-06

相关文档

文件名称 标题 类型 日期
Nexperia_document_guide_MiniLogic_MicroPak_201808 MicroPak leadless logic portfolio guide Brochure 2018-09-03
SOT1203 3D model for products with SOT1203 package Design support 2023-02-02
Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
XSON8_SOT1203_mk plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm body Marcom graphics 2019-02-04
SOT1203 plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm body Package information 2022-06-03
SOT1203_115 XSON8; Reel pack for SMD, 7''; Q1/T1 product orientation Packing information 2020-04-21
REFLOW_BG-BD-1 Reflow soldering profile Reflow soldering 2021-04-06
MAR_SOT1203 MAR_SOT1203 Topmark Top marking 2013-06-03

采用此封装的产品

Analog & Logic ICs

型号 描述 快速访问
74LVC2G32GS Dual 2-input OR gate
74AUP2G32GS Low-power dual 2-input OR gate
74AUP2G157GS Low-power 2-input multiplexer
74AVC1T8832GS Single dual-supply translating 2-input OR with strobe
74LVC2G00GS Dual 2-input NAND gate
74AUP2G02GS Low-power dual 2-input NOR gate
74AVC1T8128GS Single dual-supply translating 2-input NOR with enable
74AUP2G00GS Low-power dual 2-input NAND gate
74AUP3G0434GS Low-power dual inverter and single buffer
74LVC1G53GS 2-channel analog multiplexer/demultiplexer
74AUP2G79GS Low-power dual D-type flip-flop; positive-edge trigger
74AVC2T45GS-Q100 Dual-bit, dual-supply voltage level translator/transceiver; 3-state
74AUP2G08GS Low-power dual 2-input AND gate
74LVC2G38GS Dual 2-input NAND gate; open drain
74LVC1G123GS Single retriggerable monostable multivibrator; Schmitt trigger inputs
74AUP2G125GS Low-power dual buffer/line driver; 3-state
74LVC3G07GS Triple buffer with open-drain output
74LVC3G34GS Triple buffer
74LVC2G240GS Dual inverting buffer/line driver; 3-state
74LVC3GU04GS Triple unbuffered inverter
NCA9306GS 2-bit bidirectional multi-voltage level translator; open-drain; push-pull
74LVC1G99GS Ultra-configurable multiple function gate; 3-state
74LVC2G08GS Dual 2-input AND gate
74AVCH2T45GS Dual-bit, dual-supply voltage level translator/transceiver; 3-state
74LVC2G74GS Single D-type flip-flop with set and reset; positive edge trigger
74AUP2G241GS Low-power dual buffer/line driver; 3-state
74LVC2G125GS Dual bus buffer/line driver; 3-state
74AUP3G34GS Low-power triple buffer
74LVC1G74GS Single D-type flip-flop with set and reset; positive edge trigger
74AUP3G04GS Low-power triple inverter
74AUP3G3404GS Low-power dual buffer and single inverter
74AUP2G80GS Low-power dual D-type flip-flop; positive-edge trigger
74AUP1G74GS Low-power D-type flip-flop with set and reset; positive-edge trigger
74AUP2G126GS Low-power dual buffer/line driver; 3-state
74AUP2G240GS Low-power dual inverting buffer/line driver; 3-state
74AUP1G885GS Low-power dual function gate
74LVCH2T45GS Dual supply translating transceiver; 3-state
74LVC2G02GS Dual 2-input NOR gate
74LVC2G126GS Dual bus buffer/line driver; 3-state
74AUP3G17GS Low-power triple Schmitt trigger
74AUP3G14GS Low-power triple Schmitt trigger inverter
LSF0102GS 2-bit bidirectional multi-voltage level translator; open-drain; push-pull
74LVC2T45GS-Q100 Dual supply translating transceiver; 3-state
74AVC2T45GS Dual-bit, dual-supply voltage level translator/transceiver; 3-state
74LVC2G53GS 2-channel analog multiplexer/demultiplexer
74LVC3G04GS Triple inverter
74AUP2G86GS Low-power dual 2-input EXCLUSIVE-OR gate
74LVC2G08GS-Q100 Dual 2-input AND gate
74AUP3G07GS Low-power triple buffer with open-drain output
74LVC3G17GS Triple non-inverting Schmitt trigger with 5 V tolerant input
74AUP2G132GS Low-power dual 2-input NAND Schmitt trigger
74LVC2G241GS Dual buffer/line driver; 3-state
74LVC3G06GS Triple inverter with open-drain output
74LVC2G86GS Dual 2-input EXCLUSIVE-OR gate
74LVC3G14GS Triple inverting Schmitt trigger with 5 V tolerant input
74LVC2T45GS Dual supply translating transceiver; 3-state
74AUP2G38GS Low-power dual 2-input NAND gate; open drain

Automotive qualified products (AEC-Q100/Q101)

型号 描述 快速访问
74AVC2T45GS-Q100 Dual-bit, dual-supply voltage level translator/transceiver; 3-state
74LVC2T45GS-Q100 Dual supply translating transceiver; 3-state
74LVC2G08GS-Q100 Dual 2-input AND gate