

### nexperia

#### **Paralleling of Nexperia GaN FETs**

How to overcome challenges in Paralleling GaN FETs and increase the power capability of a Power design

September 2021

## Introduction

- Scott Durkin
- Senior GaN Applications Engineer

- Giuliano Cassataro
- GaN Marketing & Commercial Director





## Half-bridge Functional Block Diagram

• The Functional Block Diagram of the Half-bridge is shown below.



• Symmetrical placement of components, tracking and Gate-Source loops is <u>KEY</u> so that the effective impedance paths are as matched as much as possible.





Placement of the four TO-247 GaN FETs





Drain connections have been made symmetrically to switch node and HV.





RC snubbers are required to damp any resonance on the DC bus, and along with local decoupling are placed as close as possible to each GaN FET.









Switch node should be as compact as possible.







Provision should be made in the design for Switch node snubbers. However, these may not actually need to be populated.







Each GaN FET must have a Ferrite bead in the Gate circuit. The recommended component to be used in conjunction with GaN041-650WSB devices is BLM18AG221SN1D, which has a typical impedance of 220 ohms at 100 MHz.



- Drivers should be physically close to the GaN FET.
- If they are located on a separate PCB due to design, placement or packaging constraints, then short wide tracks or ideally multiple planes, in association with large gauge terminals soldered between the boards, is advised.
- Use of non-soldered connectors, such as plug and sockets are not recommended in the Gate-Source loop as they typically increase the inductance, leading to an increased risk of oscillation.

 Paralleled GaN FETs should be thermally very well connected to each other so that the temperatures are equalised as much as possible, leading to distribution of current equally.

#### Single-Shot Staircase test to 114 A at 400 V Bus, 100 kHz





 Yellow and Blue Traces – Lowside GaN FET Gate signals, Magenta Trace – Inductor current, Green Trace – Switch Node voltage

### Single-Shot Staircase test to 114 A at 400 V Bus, 100 kHz



- Yellow Trace Lowside GaN FET Gate signal as trigger, blue trace Switch node Voltage, magenta and green traces Lowside GaN FET Device current.
- Note magenta and green are the measured GaN FET currents, showing excellent current sharing between devices.

#### Buck Mode : 400 V Input, 225 V Output, 6.6 kW, 100 kHz





- Yellow Trace Lowside GaN FET gate signal as trigger, blue trace Switch node Voltage, magenta and green traces Highside (left) or Lowside (right) GaN FET device currents.
- Note magenta and green are the measured GaN FET currents, showing excellent current sharing between devices.

## Boost Mode : 225 V Input, 400 V Output, 6.6 kW, 100 kHz





- Yellow Trace Lowside GaN FET gate signal as trigger, blue trace switch node Voltage, magenta and green Traces Highside (left) or Lowside (right) GaN FET device currents.
- Note magenta and green are the measured GaN FET currents, showing excellent current sharing between devices.

## **Further information**

#### Please visit <u>Nexperia.com/GaN-FETs</u>

#### GaN FETs

Efficient and effective high-power FETs

Details	Parametric search	Packages	Documentation	Datasheets	Technology Hub	Cross reference
		_				

Whether designing a motor drive/controller for the next generation of battery-electric vehicles, or a power supply for the latest 5G telecommunication networks, Nexperia's GaN FETs will be key to your solution. Offering high power performance and high-frequency switching, the design and structure of our normally-off GaN FET products ensure standard, low-cost gate drivers can be used in your design.

Featured product	Description
GAN063-650WSA	650 V, 50 m $\Omega$ Gallium Nitride (GaN) FET in a TO-247 package
GAN041-650WSB	650 V, 35 m $\Omega$ Gallium Nitride (GaN) FET in a TO-247 package
GAN039-650NBB	650 V, 33 mOhm Gallium Nitride (GaN) FET in a CCPAK1212 package
GAN039-650NTB	650 V, 33 mOhm Gallium Nitride (GaN) FET in a CCPAK1212i package



Find out how we are empowering innovation with our demonstrations and technical discussions

Visit the hub >



Quick Learning: Cascode Vs E-Mode which to use in your ...



Quick Learning: What is CCPAK? (Surface-mount packaging for ...





Focus package: CCPAK

#### Application notes & white papers

nexperia

Nexperia GaN

Performance.

efficiency, reliability brochure

FETs -

Understanding Power GaN FET X. ANNOUS data sheet parameters AN90005

Circuit Design and PCB Layout X. ANNOUN Recommendations for GaN FET Half Bridges And Annual State of the Owner o AN90006

MOSFET and

GaN FET

Application

Handbook

GaN FET technology and the robustness needed for AEC-Q101 qualification White paper

#### Lastest news and blogs

Apr 27, 2021 GaN FETs help push 80 PLUS Titanium grade

Oct 12, 2020

CCPAK - the option of top-side

cooling for GaN FETs



MOSFET & GaN FET APPLICATION HANDBOOK

nempe

#### Apr 22, 2021 GaN shines a light on PV inverter efficiency

GaN FETs: Why cascode?

Sep 30, 2020

Feb 1, 2021 Eliminating EMC By Replacing A MOSFET With A GaN ...

Aug 18, 2020 approach to bring the ...

Power GaN FETs: a strategic

# Please share your questions and insights

## EFFICIENCY WINS.