×

74AUP1T08-Q100

Low-power 2-input AND gate with voltage-level translator

The 74AUP1T08-Q100 provides the single 2-input AND function. This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V.

The 74AUP1T08-Q100 is designed for logic-level translation applications with input switching levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply voltage.

The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to 2.3 V.

This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the entire VCC range.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

特性

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Wide supply voltage range from 2.3 V to 3.6 V

  • High noise immunity

  • Low static power consumption; ICC = 1.5 μA (maximum)

  • Latch-up performance exceeds 100 mA per JESD 78 Class II

  • Inputs accept voltages up to 3.6 V

  • Low noise overshoot and undershoot < 10 % of VCC

  • IOFF circuitry provides partial power-down mode operation

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

参数类型

Type numberProduct statusVCC(A) (V)VCC(B) (V)Logic switching levelsOutput drive capability (mA)tpd (ns)Nr of bitsPower dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74AUP1T08GW-Q100Productionn.a.n.a.CMOS± 1.98.71ultra low-40~12531686.0185.966887127631TSSOP5

封装

型号封装尺寸版本回流焊/波峰焊包装状态标示可订购的器件编号,(订购码(12NC))
74AUP1T08GW-Q100
TSSOP5
(SOT353-1)
SOT353-1WAVE_BG-BD-1
SOT353-1_125Active5J74AUP1T08GW-Q100H
( 9356 911 80125 )

环境信息

型号可订购的器件编号化学成分RoHSRHF指示符无铅转换日期
74AUP1T08GW-Q10074AUP1T08GW-Q100H74AUP1T08GW-Q100
品质及可靠性免责声明

文档 (8)

文件名称标题类型日期
74AUP1T08_Q100Low-power 2-input AND gate with voltage-level translatorData sheet2023-08-03
Nexperia_document_guide_Logic_translatorsNexperia Logic TranslatorsBrochure2021-04-12
aup1t08IBIS model of 74AUP1T08IBIS model2017-12-14
Nexperia_74AUP1Txx_voltage_translatorsSingle supply logic gates with voltage translationLeaflet2018-06-18
Nexperia_document_leaflet_Logic_X2SON_packages_062018X2SON ultra-small 4, 5, 6 & 8-pin leadless packagesLeaflet2018-06-05
Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904Leaflet2019-04-12
WAVE_BG-BD-1Wave soldering profileWave soldering2021-09-08
SOT353-1plastic thin shrink small outline package; 5 leads; body width 1.25 mmPackage information2022-11-15

支持

如果您需要设计/技术支持,请告知我们并填写 应答表, 我们会尽快回复您。

模型

文件名称标题类型日期
aup1t08IBIS model of 74AUP1T08IBIS model2017-12-14

订购、定价与供货

样品

安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品: https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得安世半导体的直接采购帐号,我们的全球与区域经销网络可以协助您取得样品。