I2C voltage translation and repeaters

Today's electronic systems are significantly more complex. This is clearly visible with the increased complexity found in I2C-bus communications. For I2C master/slave interfaces there is a trend towards higher bus speed (standard, Fast-mode, FM+), with multi-voltage bus branches common and a need for support of clock-stretching. Regardless of the complexity, Nexperia can offer a solution to meet your needs.

Block diagram

Design considerations

  • Potential for high capacitive bus load, handling FM+ speed (1 MHz)
  • I2C master and slaves operating from 0.8 V to 5 V
  • Need to split or separate I2C branches
  • Support for clock-stretching

Logic Application Handbook

Download Nexperia’s Logic Design Engineer’s Guide and get a better understanding of Logic products, their features and properties, timing and interfacing aspects as well as get an overview of application insights.

Download it now

2021版选型指南

2021版Nexperia选型指南在单个文档中展示了我们所有的分立器件、逻辑器件和MOSFET器件,让您可以全面了解我们的产品组合,帮助您更加容易找到适合您设计的产品。

立即下载