双极性晶体管

二极管

ESD保护、TVS、滤波和信号调节ESD保护

MOSFET

氮化镓场效应晶体管(GaN FET)

绝缘栅双极晶体管(IGBTs)

模拟和逻辑IC

汽车应用认证产品(AEC-Q100/Q101)

74LVC574A-Q100

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

The 74LVC574A-Q100 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Wide supply voltage range from 1.2 to 3.6 V

  • CMOS low power consumption

  • Direct interface with TTL levels

  • Overvoltage tolerant inputs to 5.5 V

  • High-impedance when VCC = 0 V

  • 8-bit positive edge-triggered register

  • Independent register and 3-state buffer operation

  • Flow-through pin-out architecture

  • IOFF circuitry provides partial Power-down mode operation

  • Complies with JEDEC standard:

    • JESD8-7A (1.65 V to 1.95 V)

    • JESD8-5A (2.3 V to 2.7 V)

    • JESD8-C/JESD36 (2.7 V to 3.6 V)

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

参数类型

型号 VCC (V) Logic switching levels Output drive capability (mA) tpd (ns) fmax (MHz) Power dissipation considerations Tamb (°C) Rth(j-a) (K/W) Ψth(j-top) (K/W) Rth(j-c) (K/W) Package name
74LVC574ABQ-Q100 1.2 - 3.6 CMOS/LVTTL ± 24 3.2 150 low -40~125 79 9.5 50 DHVQFN20
74LVC574APW-Q100 1.2 - 3.6 CMOS/LVTTL ± 24 3.2 150 low -40~125 101 4.7 45 TSSOP20

封装

型号 可订购的器件编号，（订购码(12NC)） 状态 标示 封装 外形图 回流焊/波峰焊 包装
74LVC574ABQ-Q100 74LVC574ABQ-Q100X
(935691607115)		 Active LVC574A SOT764-1
DHVQFN20
(SOT764-1) 		SOT764-1 SOT764-1_115
74LVC574APW-Q100 74LVC574APW-Q100J
(935691608118)		 Active LVC574A SOT360-1
TSSOP20
(SOT360-1) 		SOT360-1 SSOP-TSSOP-VSO-WAVE
SOT360-1_118

环境信息

型号 可订购的器件编号 化学成分 RoHS RHF指示符
74LVC574ABQ-Q100 74LVC574ABQ-Q100X 74LVC574ABQ-Q100 rohs rhf rhf
74LVC574APW-Q100 74LVC574APW-Q100J 74LVC574APW-Q100 rohs rhf rhf
品质及可靠性免责声明

文档 (10)

文件名称 标题 类型 日期
74LVC574A_Q100 Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Data sheet 2023-11-02
AN90063 Questions about package outline drawings Application note 2025-06-13
SOT764-1 3D model for products with SOT764-1 package Design support 2019-10-03
SOT360-1 3D model for products with SOT360-1 package Design support 2020-01-22
Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
DHVQFN20_SOT764-1_mk plastic, dual in-line compatible thermal enhanced very thin quad flat package; 20 terminals; 0.5 mm pitch; 2.5 mm x 4.5 mm x 0.85 mm body Marcom graphics 2017-01-28
TSSOP20_SOT360-1_mk plastic, thin shrink small outline package; 20 leads; 0.65 mm pitch; 6.5 mm x 4.4 mm x 1.1 mm body Marcom graphics 2017-01-28
SOT764-1 plastic, leadless dual in-line compatible thermal enhanced very thin quad flat package; 20 terminals; 0.5 mm pitch; 4.5 mm x 2.5 mm x 1 mm body Package information 2022-06-21
SOT360-1 plastic, thin shrink small outline package; 20 leads; 0.65 mm pitch; 6.5 mm x 4.4 mm x 1.2 mm body Package information 2024-11-15
SSOP-TSSOP-VSO-WAVE Footprint for wave soldering Wave soldering 2009-10-08

支持

如果您需要设计/技术支持，请告知我们并填写 应答表 我们会尽快回复您。

模型

文件名称 标题 类型 日期
SOT764-1 3D model for products with SOT764-1 package Design support 2019-10-03
SOT360-1 3D model for products with SOT360-1 package Design support 2020-01-22

Ordering, pricing & availability

样品

作为 Nexperia 的客户，您可以通过我们的销售机构订购样品。

如果您没有 Nexperia 的直接账户，我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表。