×

OL-IP4369CX4

OL-IP4369CX4

wafer level chip-size package; 4 bumps (2 x 2); 0.4 mm pitch; 0.76 mm x 0.76 mm x 0.47 mm body

外形图

封装版本 封装名称 封装说明 参考 发行日期
OL-IP4369CX4 WLCSP4 wafer level chip-size package; 4 bumps (2 x 2); 0.4 mm pitch; 0.76 mm x 0.76 mm x 0.47 mm body 2007-05-25

相关文档

文件名称 标题 类型 日期
OL-IP4369CX4 3D model for products with OL-IP4369CX4 package Design support 2023-03-13
Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
OL-IP4369CX4 wafer level chip-size package; 4 bumps (2 x 2); 0.4 mm pitch; 0.76 mm x 0.76 mm x 0.47 mm body Package information 2020-04-21

采用此封装的产品

ESD protection, TVS, filtering and signal conditioning

型号 描述 快速访问
IP4369CX4 ESD protection for high-speed interfaces