×

Register once, drag and drop ECAD models into your CAD tool and speed up your design.

Click here for more information

74ALVCH162601DGG

18-bit universal bus transceiver with 30 Ohm termination resistor; 3-state

The 74ALVCH162601 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OE AB and OE BA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CPAB. When OE AB is LOW, the outputs are active. When OE AB is HIGH, the outputs are in the high-impedance state. The clocks can be controlled with the clock-enable inputs (CE BA/CE AB).

Data flow for B-to-A is similar to that of A-to-B but uses OE BA,LEBA and CPBA.

To ensure the high-impedance state during power-down, OE BA and OE AB should be tied to VCC through a pull-up resistor, the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The 74ALVCH162601 is designed with 30 Ω series resistors in both HIGH or LOW output stage.

Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

可订购部件

型号 可订购的器件编号 订购代码(12NC) 封装 从经销商处购买
74ALVCH162601DGG 74ALVCH162601DGGY 935262800518 SOT364-1 订单产品

特性

  • Complies with JEDEC standard no. 8-1A
  • CMOS low power consumption
  • Direct interface with TTL levels
  • MULTIBYTE™™ flow-through standard pin-out architecture
  • Low inductance multiple VCC and ground pins for minimum noise and ground bounce
  • All data inputs have bus hold circuitry
  • Integrated 30 Ω termination resistors

目标应用

参数类型

型号Product statusVCC(A) (V)VCC(B) (V)Logic switching levelsOutput drive capability (mA)tpd (ns)Nr of bitsfmax (MHz)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Package name
74ALVCH162601DGGProduction1.65 - 3.6n.a.TTL± 123.118150low-40~8593TSSOP56

Package

型号可订购的器件编号,(订购码(12NC))状态标示封装尺寸版本回流焊/波峰焊包装
74ALVCH162601DGG74ALVCH162601DGG:1
( 9352 628 00118 )
DevelopmentALVCH162601
TSSOP56
(SOT364-1)
SOT364-1SSOP-TSSOP-VSO-WAVE
Reel 13" Q1/T1
74ALVCH162601DGGY
( 9352 628 00518 )
ActiveALVCH162601Reel 13" Q1/T1 in Drypack

品质、可靠性及化学成分

型号可订购的器件编号化学成分RoHS / RHFMSLMSL无铅
74ALVCH162601DGG74ALVCH162601DGG:174ALVCH162601DGG11
74ALVCH162601DGG74ALVCH162601DGGY74ALVCH162601DGG22
品质及可靠性免责声明

文档 (4)

文件名称标题类型日期
74ALVCH16260118-bit universal bus transceiver with 30 ohm termination resistor; 3-stateData sheet2018-08-14
alvch162601alvch162601 IBIS modelIBIS model2013-04-07
74ALVCH162601DGG_Nexperia_Product_Reliability74ALVCH162601DGG Nexperia Product ReliabilityQuality document2022-05-04
SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08

支持

如果您需要设计/技术支持,请告知我们并填写 应答表, 我们会尽快回复您。

模型

文件名称标题类型日期
alvch162601alvch162601 IBIS modelIBIS model2013-04-07

订购、定价与供货

型号Orderable part numberOrdering code (12NC)包装Packing quantity在线购买
74ALVCH162601DGG74ALVCH162601DGGY935262800518Reel 13" Q1/T1 in Drypack- 订单产品

样品

安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品: https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得安世半导体的直接采购帐号,我们的全球与区域经销网络可以协助您取得样品。