×

Register once, drag and drop ECAD models into your CAD tool and speed up your design.

Click here for more information

74AUP1G157GW

Low-power 2-input multiplexer

The 74AUP1G157 is a single 2-input multiplexer. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

可订购部件

型号 可订购的器件编号 订购代码(12NC) 封装 从经销商处购买
74AUP1G157GW 74AUP1G157GW,125 935279969125 SOT363-2 订单产品

特性

  • Wide supply voltage range from 0.8 V to 3.6 V
  • CMOS low power dissipation
  • High noise immunity
  • Overvoltage tolerant inputs to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Low static power consumption; ICC = 0.9 µA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114F Class 3A exceeds 5000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101E exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

目标应用

参数类型

型号Product statusVCC (V)Logic switching levelsOutput drive capability (mA)tpd (ns)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74AUP1G157GWProduction0.8 - 3.6CMOS1.9 / -1.93.2ultra low-40~12526438.6153TSSOP6

Package

型号可订购的器件编号,(订购码(12NC))状态标示封装尺寸版本回流焊/波峰焊包装
74AUP1G157GW74AUP1G157GW,125
( 9352 799 69125 )
ActiveaP
TSSOP6
(SOT363-2)
SOT363-2Reel 7" Q3/T4, Reverse

品质、可靠性及化学成分

型号可订购的器件编号化学成分RoHS / RHFMSLMSL无铅
74AUP1G157GW74AUP1G157GW,12574AUP1G157GW11
品质及可靠性免责声明

文档 (6)

文件名称标题类型日期
74AUP1G157Low-power 2-input multiplexerData sheet2022-01-18
AN10161PicoGate Logic footprintsApplication note2002-10-29
AN11052Pin FMEA for AUP familyApplication note2019-01-09
aup1g157aup1g157 IBIS modelIBIS model2014-12-21
Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904Leaflet2019-04-12
74AUP1G157GW_Nexperia_Product_Reliability74AUP1G157GW Nexperia Product ReliabilityQuality document2022-05-04

支持

如果您需要设计/技术支持,请告知我们并填写 应答表, 我们会尽快回复您。

模型

文件名称标题类型日期
aup1g157aup1g157 IBIS modelIBIS model2014-12-21

订购、定价与供货

型号Orderable part numberOrdering code (12NC)包装Packing quantity在线购买
74AUP1G157GW74AUP1G157GW,125935279969125Reel 7" Q3/T4, Reverse- 订单产品

样品

安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品: https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得安世半导体的直接采购帐号,我们的全球与区域经销网络可以协助您取得样品。