1-to-64 bit variable length shift register
The HEF4557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled length control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the DA or DB data inputs with the A/B select input. This feature is useful for recirculation purposes. Information on DA or DB is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW to HIGH transition of CP0 while CP1 is LOW or on the HIGH to LOW transition of CP1 while CP0 is HIGH. A HIGH on master reset (MR) resets the register and forces Q to LOW and Q to HIGH, independent of the other inputs.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input.
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from -40 °C to +85 °C
Complies with JEDEC standard JESD 13-B
| 文件名称 | 标题 | 类型 | 日期 |
|---|---|---|---|
| HEF4557B | 1-to-64 bit variable length shift register | Data sheet | 2017-03-17 |
| AN11051 | Pin FMEA HEF4000 family | Application note | 2019-01-09 |
| Nexperia_Selection_guide_2023 | Nexperia Selection Guide 2023 | Selection guide | 2023-05-10 |
如果您需要设计/技术支持，请告知我们并填写 应答表, 我们会尽快回复您。