74LVC3G07DP-Q100

Triple buffer with open-drain output

The 74LVC3G07-Q100 provides three non-inverting buffers.

The output of the device is an open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall time.

This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

特性

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 1.65 V to 5.5 V
  • 5 V tolerant input/output for interfacing with 5 V logic
  • High noise immunity
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8-B/JESD36 (2.7 V to 3.6 V)
  • -24 mA output drive (VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Inputs accept voltages up to 5 V
  • Multiple package options
  • ESD protection:
    • MIL-STD-883, method 3015 exceeds 2000 V
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

目标应用

参数类型

型号Product statusVCC (V)Logic switching levelsOutput drive capability (mA)fmax (MHz)No of bitsPower dissipation considerationsTamb (Cel)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74LVC3G07DP-Q100Production1.65 - 5.5CMOS/LVTTL321753low-40~12521720.7106TSSOP8

Package

型号封装尺寸版本回流焊/波峰焊包装状态标示可订购的器件编号,(订购码(12NC))
74LVC3G07DP-Q100
TSSOP8
(SOT505-2)
SOT505-2Reel 7" Q3/T4, ReverseActiveV0774LVC3G07DP-Q100H
( 9353 002 49125 )

品质、可靠性及化学成分

型号可订购的器件编号化学成分RoHS / RHF无铅转换日期EFRMSLMSL无铅
74LVC3G07DP-Q10074LVC3G07DP-Q100H74LVC3G07DP-Q100Always Pb-free123.811
品质及可靠性免责声明

文档 (6)

文件名称标题类型日期
74LVC3G07_Q100Triple buffer with open-drain outputData sheet2018-10-23
AN10156Sorting through the low voltage logic mazeApplication note2013-03-13
75017668Low voltage CMOS family - LVCBrochure2015-07-09
lvc3g0774LVC3G07 IBIS modelIBIS model2015-01-15
SOT505-2_125TSSOP8: Reel pack, reverse; SMD, 7" Q3/T4 Standard product orientation Orderable part number ending ,125 or H Ordering code (12NC) ending 125Packing2013-05-02
SOT505-2plastic, thin shrink small outline package; 8 leads; 0.65 mm pitch; 3 mm x 3 mm x 1.1 mm bodyOutline drawing2018-11-14

支持

在此页面中寻找您的设计问题答案。如有提供,您可以在我们的Nexperia支持社区找到相关信息,或者您可以找到Nexperia模型和设计工具。

模型

文件名称标题类型日期
lvc3g0774LVC3G07 IBIS modelIBIS model2015-01-15

订购

经销商在线购买
Arrow Electronics在线购买
Avnet Express在线购买
Chip One Stop在线购买
DigiKey在线购买
Farnell Europe在线购买
Future Electronics在线购买
Mouser Electronics在线购买
Newark在线购买
Newark element14在线购买
Rochester Electronics在线购买

样品

Nexperia客户可通过我们的销售机构或直接通过在线样品商店订购样品。 https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得Nexperia的直接采购帐号,我们的全球与区域经销网络可以协助您取得样品。