×

74ALVCH16500

18-bit universal bus transceiver; 3-state

The 74ALVCH16500 is an 18-bit universal transceiver with bus hold inputs and 3-state outputs. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The output enables are complimentary (OEAB is active HIGH, and OEBA is active LOW). This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

特性

  • Wide supply voltage range from 1.65 V to 3.6 V

  • CMOS low power dissipation

  • MULTIBYTE™ flow-through standard pin-out architecture

  • Low inductance multiple VCC and GND pins for minimum noise and ground bounce

  • Direct interface with TTL levels (2.7 V to 3.6 V)

  • Bus hold on data inputs

  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

  • Output drive capability 50 Ω transmission lines at 85 °C

  • Current drive ±24 mA at 3.0 V

  • Complies with JEDEC standards:

    • JESD8-7 (1.65 V to 1.95 V)

    • JESD8-5 (2.3 V to 2.7 V)

    • JESD8C/JESD36 (2.7 V to 3.6 V)

  • ESD protection:

    • HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV

    • CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 1 kV

  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

参数类型

Type numberProduct statusVCC(A) (V)VCC(B) (V)Logic switching levelsOutput drive capability (mA)tpd (ns)Nr of bitsfmax (MHz)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Package name
74ALVCH16500DGGProductionn.a.n.a.TTL± 242.918150low-40~8593TSSOP56

封装

型号封装尺寸版本回流焊/波峰焊包装状态标示可订购的器件编号,(订购码(12NC))
74ALVCH16500DGG
TSSOP56
(SOT364-1)
SOT364-1SSOP-TSSOP-VSO-WAVE
SOT364-1_118ActiveALVCH1650074ALVCH16500DGG:11
( 9352 625 42118 )

下表中的版本已停产。参见表 停产信息 了解更多信息。

型号封装尺寸版本回流焊/波峰焊包装状态标示可订购的器件编号,(订购码(12NC))
74ALVCH16500DGG
TSSOP56
(SOT364-1)
SOT364-1SSOP-TSSOP-VSO-WAVE
SOT364-1_518Discontinued / End-of-lifeALVCH1650074ALVCH16500DGGY
( 9352 625 42518 )

停产信息

型号可订购的器件编号,(订购码(12NC))最后一次购买日期最后一次交货日期替代产品状态备注
74ALVCH16500DGG935262542518
74ALVCH16500DGG9352625425122021-12-312022-06-3074ALVCH16500DGG
    74ALVCH16500DGG935262542112

    环境信息

    型号可订购的器件编号化学成分RoHSRHF指示符无铅转换日期
    74ALVCH16500DGG74ALVCH16500DGG:1174ALVCH16500DGGweek 2, 2006

    下表中的版本已停产。参见表 停产信息 了解更多信息。

    型号可订购的器件编号化学成分RoHSRHF指示符无铅转换日期
    74ALVCH16500DGG74ALVCH16500DGGY74ALVCH16500DGGAlways Pb-free
    品质及可靠性免责声明

    文档 (5)

    文件名称标题类型日期
    74ALVCH1650018-bit universal bus transceiver; 3-stateData sheet2017-12-11
    alvch16500alvch16500 IBIS modelIBIS model2013-04-07
    Nexperia_Selection_guide_2023Nexperia Selection Guide 2023Selection guide2023-05-10
    SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08
    SOT364-1plastic, thin shrink small outline package; 56 leads; 0.5 mm pitch; 14 mm x 6.1 mm x 1.2 mm bodyPackage information2022-06-23

    支持

    如果您需要设计/技术支持,请告知我们并填写 应答表, 我们会尽快回复您。

    模型

    文件名称标题类型日期
    alvch16500alvch16500 IBIS modelIBIS model2013-04-07

    订购、定价与供货

    样品

    安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品: https://extranet.nexperia.com.

    样品订单通常需要2-4天寄送时间。

    如果您尚未取得安世半导体的直接采购帐号,我们的全球与区域经销网络可以协助您取得样品。