双极性晶体管

二极管

ESD保护、TVS、滤波和信号调节ESD保护

MOSFET

氮化镓场效应晶体管(GaN FET)

绝缘栅双极晶体管(IGBTs)

模拟和逻辑IC

汽车应用认证产品(AEC-Q100/Q101)

74LVC16244A-Q100; 74LVCH16244A-Q100

16-bit buffer/line driver; 5 V input/output tolerant; 3-state

The 74LVC16244A-Q100; 74LVCH16244A-Q100 is a 16-bit buffer/line driver with 3-state outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. The device features four output enables (1OE, 2OE, 3OE and 4OE), each controlling four of the 3-state outputs. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

The 74LVCH16244A-Q100 bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Wide supply voltage range from 1.2 V to 3.6 V

  • 5 V tolerant inputs/outputs for interfacing with 5 V logic

  • IOFF circuitry provides partial Power-down mode operation

  • CMOS low power consumption

  • Multibyte flow-through standard pin-out architecture

  • Low inductance multiple power and ground pins for minimum noise and ground bounce

  • Direct interface with TTL levels

  • High-impedance when VCC = 0 V

  • All data inputs have bus hold. (74LVCH16244A-Q100 only)

  • Complies with JEDEC standard:

    • JESD8-7A (1.65 V to 1.95 V)

    • JESD8-5A (2.3 V to 2.7 V)

    • JESD8-C/JESD36 (2.7 V to 3.6 V)

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

参数类型

型号 VCC (V) Logic switching levels Output drive capability (mA) fmax (MHz) Nr of bits Power dissipation considerations Tamb (°C) Rth(j-a) (K/W) Ψth(j-top) (K/W) Rth(j-c) (K/W) Package name
74LVC16244ADGG-Q100 1.2 - 3.6 CMOS/LVTTL ± 24 175 16 low -40~125 82 2 37 TSSOP48
74LVC16244ADGV-Q100 1.2 - 3.6 CMOS/LVTTL ± 24 175 16 low -40~125 82 2 37 TVSOP48
74LVCH16244ADGG-Q100 1.2 - 3.6 CMOS/LVTTL ± 24 175 16 low -40~125 82 2 37 TSSOP48
74LVCH16244ADGV-Q100 1.2 - 3.6 CMOS/LVTTL ± 24 175 16 low -40~125 82 2 37 TVSOP48

封装

型号 可订购的器件编号，（订购码(12NC)） 状态 标示 封装 外形图 回流焊/波峰焊 包装
74LVC16244ADGG-Q100 74LVC16244ADGG-Q1J
(935301667118)		 Active LVC16244A LVC16244A Standard Procedure Standard Procedure SOT362-1
TSSOP48
(SOT362-1) 		SOT362-1 SSOP-TSSOP-VSO-WAVE
SOT362-1_118
74LVC16244ADGV-Q100 74LVC16244ADGV-Q1J
(935690705118)		 Active 74LVC16244A SOT480-1
TVSOP48
(SOT480-1) 		SOT480-1 SOT480-1_118
74LVCH16244ADGG-Q100 74LVCH16244ADGG-QJ
(935302894118)		 Active LVCH16244A SOT362-1
TSSOP48
(SOT362-1) 		SOT362-1 SSOP-TSSOP-VSO-WAVE
SOT362-1_118
74LVCH16244ADGV-Q100 74LVCH16244ADGV-QJ
(935690707118)		 Active 4LVCH16244A SOT480-1
TVSOP48
(SOT480-1) 		SOT480-1 SOT480-1_118

环境信息

型号 可订购的器件编号 化学成分 RoHS RHF指示符
74LVC16244ADGG-Q100 74LVC16244ADGG-Q1J 74LVC16244ADGG-Q100 rohs rhf rhf
74LVC16244ADGV-Q100 74LVC16244ADGV-Q1J 74LVC16244ADGV-Q100 rohs rhf rhf
74LVCH16244ADGG-Q100 74LVCH16244ADGG-QJ 74LVCH16244ADGG-Q100 rohs rhf rhf
74LVCH16244ADGV-Q100 74LVCH16244ADGV-QJ 74LVCH16244ADGV-Q100 rohs rhf rhf
品质及可靠性免责声明

文档 (14)

文件名称 标题 类型 日期
74LVC_LVCH16244A_Q100 16-bit buffer/line driver; 5 V input/output tolerant; 3-state Data sheet 2024-04-09
AN11009 Pin FMEA for LVC family Application note 2019-01-09
AN263 Power considerations when using CMOS and BiCMOS logic devices Application note 2023-02-07
AN90063 Questions about package outline drawings Application note 2025-06-13
SOT362-1 3D model for products with SOT362-1 package Design support 2020-01-22
SOT480-1 3D model for products with SOT480-1 package Design support 2020-01-22
lvc16244a lvc16244a IBIS model IBIS model 2013-04-08
lvch16244a lvch16244a IBIS model IBIS model 2013-04-09
Nexperia_document_leaflet_Logic_TVSOP48_16bitPortfolio_201903 Smaller-footprint 16-bit logic with advanced features Leaflet 2019-03-29
Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
TSSOP48_SOT362-1_mk plastic, thin shrink small outline package; 48 leads; 0.5 mm pitch; 12.8 mm x 6.1 mm x 1.2 mm body Marcom graphics 2017-01-28
SOT362-1 plastic thin shrink small outline package; 48 leads; body width 6.1 mm Package information 2024-01-05
SOT480-1 plastic, thin shrink small outline package; 48 leads; 0.4 mm pitch; 9.7 mm x 4.4 mm x 1.1 mm body Package information 2022-06-22
SSOP-TSSOP-VSO-WAVE Footprint for wave soldering Wave soldering 2009-10-08

支持

如果您需要设计/技术支持，请告知我们并填写 应答表 我们会尽快回复您。

模型

文件名称 标题 类型 日期
SOT362-1 3D model for products with SOT362-1 package Design support 2020-01-22
SOT480-1 3D model for products with SOT480-1 package Design support 2020-01-22
lvc16244a lvc16244a IBIS model IBIS model 2013-04-08
lvch16244a lvch16244a IBIS model IBIS model 2013-04-09

Ordering, pricing & availability

样品

作为 Nexperia 的客户，您可以通过我们的销售机构订购样品。

如果您没有 Nexperia 的直接账户，我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表。