×

Register once, drag and drop ECAD models into your CAD tool and speed up your design.

Click here for more information

74AUP1T97GW-Q100

Low-power configurable gate with voltage-level translator

The 74AUP1T97-Q100 provides low-power, low-voltage configurable logic gate functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter and buffer. All inputs can be connected to VCC or GND.

This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V.

The 74AUP1T97-Q100 is designed for logic-level translation applications with input switching levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply voltage.

The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to 2.3 V.

This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the entire VCC range.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

可订购部件

型号 可订购的器件编号 订购代码(12NC) 封装 从经销商处购买
74AUP1T97GW-Q100 74AUP1T97GW-Q100H 935691179125 SOT363 订单产品

特性

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 2.3 V to 3.6 V
  • High noise immunity
  • ESD protection:
    • HBM JESD22-A114F Class 3A exceeds 5000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101E exceeds 1000 V
  • Low static power consumption; ICC = 1.5 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial power-down mode operation

目标应用

参数类型

型号Product statusLogic switching levelsOutput drive capability (mA)tpd (ns)No of bitsPower dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74AUP1T97GW-Q100ProductionCMOS± 1.98.71ultra low-40~12526438.6153TSSOP6

Package

型号可订购的器件编号,(订购码(12NC))状态标示封装尺寸版本回流焊/波峰焊包装
74AUP1T97GW-Q10074AUP1T97GW-Q100H
( 9356 911 79125 )
Active59
TSSOP6
(SOT363)
SOT363WAVE_BG-BD-1
Reel 7" Q3/T4, Reverse

品质、可靠性及化学成分

型号可订购的器件编号化学成分RoHS / RHFEFRIFRMTBF(小时)MSLMSL无铅
74AUP1T97GW-Q10074AUP1T97GW-Q100H74AUP1T97GW-Q10032.60.91.11E911
品质及可靠性免责声明

文档 (2)

文件名称标题类型日期
74AUP1T97_Q100Low-power configurable gate with voltage-level translatorData sheet2021-07-15
WAVE_BG-BD-1Wave soldering profileWave soldering2021-09-08

支持

如果您需要设计/技术支持,请告知我们并填写 应答表, 我们会尽快回复您。

订购、定价与供货

型号Orderable part numberOrdering code (12NC)包装在线购买
74AUP1T97GW-Q10074AUP1T97GW-Q100H935691179125Reel 7" Q3/T4, Reverse订单产品

样品

安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品: https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得安世半导体的直接采购帐号,我们的全球与区域经销网络可以协助您取得样品。