×

Register once, drag and drop ECAD models into your CAD tool and speed up your design.

Click here for more information

74LVC374APW

Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

The 74LVC374A is an octal positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

可订购部件

型号 可订购的器件编号 订购代码(12NC) 封装 从经销商处购买
74LVC374APW 74LVC374APW,118 935218680118 SOT360-1 订单产品

特性

  • Wide supply voltage range from 1.2 V to 3.6 V
  • Overvoltage tolerant inputs to 5.5 V
  • CMOS low power dissipation
  • Direct interface with TTL levels
  • IOFF circuitry provides partial Power-down mode operation
  • 8-bit positive edge-triggered register
  • Independent register and 3-state buffer operation
  • Complies with JEDEC standard:
    • JESD8-7A (1.65 V to 1.95 V)
    • JESD8-5A (2.3 V to 2.7 V)
    • JESD8-C/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-B exceeds 200 V
    • CDM JESD22-C101E exceeds 1000 V
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

目标应用

参数类型

型号Product statusVCC (V)Logic switching levelsOutput drive capability (mA)tpd (ns)fmax (MHz)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74LVC374APWProduction1.2 - 3.6CMOS/LVTTL± 242.7100low-40~1251014.645TSSOP20

Package

型号可订购的器件编号,(订购码(12NC))状态标示封装尺寸版本回流焊/波峰焊包装
74LVC374APW74LVC374APW,118
( 9352 186 80118 )
ActiveLVC374A
TSSOP20
(SOT360-1)
SOT360-1SSOP-TSSOP-VSO-WAVE
Reel 13" Q1/T1

下表中的版本已停产。参见表 停产信息 了解更多信息。

型号可订购的器件编号,(订购码(12NC))状态标示封装尺寸版本回流焊/波峰焊包装
74LVC374APW74LVC374APW,112
( 9352 186 80112 )
Discontinued / End-of-lifeLVC374A
TSSOP20
(SOT360-1)
SOT360-1SSOP-TSSOP-VSO-WAVE
Bulk Pack

停产信息

型号可订购的器件编号Ordering code最后一次购买日期最后一次交货日期替代产品状态备注
74LVC374APW74LVC374APW,112935218680112

品质、可靠性及化学成分

型号可订购的器件编号化学成分RoHS / RHFEFRIFRMTBF(小时)MSLMSL无铅
74LVC374APW74LVC374APW,11874LVC374APW19.30.52E911

下表中的版本已停产。参见表 停产信息 了解更多信息。

型号可订购的器件编号化学成分RoHS / RHFEFRIFRMTBF(小时)MSLMSL无铅
74LVC374APW74LVC374APW,11274LVC374APW19.30.52E911
品质及可靠性免责声明

文档 (5)

文件名称标题类型日期
74LVC374AOctal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-stateData sheet2021-08-27
AN11009Pin FMEA for LVC familyApplication note2019-01-09
lvc374alvc374a IBIS modelIBIS model2013-04-07
lvclvc Spice modelSPICE model2013-05-06
SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08

支持

如果您需要设计/技术支持,请告知我们并填写 应答表, 我们会尽快回复您。

模型

文件名称标题类型日期
lvc374alvc374a IBIS modelIBIS model2013-04-07
lvclvc Spice modelSPICE model2013-05-06

订购、定价与供货

型号Orderable part numberOrdering code (12NC)包装在线购买
74LVC374APW74LVC374APW,118935218680118Reel 13" Q1/T1订单产品

样品

安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品: https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得安世半导体的直接采购帐号,我们的全球与区域经销网络可以协助您取得样品。