Nexperia
Or cross multiple parts
×

74AHC377PW-Q100

Octal D-type flip-flop with data enable; positive-edge trigger

The 74AHC377-Q100; 74AHCT377-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC377-Q100; 74AHCT377-Q100 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. A common clock input (CP) loads all flip-flops simultaneously when the data enable input (E) is LOW. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop. The E input is only required to be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

此产品已停产

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from ‑40 °C to +85 °C and from ‑40 °C to +125 °C
  • Balanced propagation delays
  • All inputs have Schmitt-trigger actions
  • Inputs accept voltages higher than VCC
  • Ideal for addressable register applications
  • Data enable for address and data synchronization
  • Eight positive-edge triggered D-type flip-flops
  • Input levels:
    • For 74AHC377-Q100: CMOS level
    • For 74AHCT377-Q100: TTL level
  • ESD protection:
    • MIL-STD-883, method 3015 exceeds 2000 V
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
  • Multiple package options

Applications

    参数类型

    型号 Product status VCC (V) Logic switching levels Output drive capability (mA) tpd (ns) fmax (MHz) Power dissipation considerations Tamb (°C) Rth(j-a) (K/W) Ψth(j-top) (K/W) Rth(j-c) (K/W) Package name
    74AHC377PW-Q100 End of life 2.0 - 5.5 CMOS ± 8 3.9 175 low -40~125 100 4.6 44.8 TSSOP20

    封装

    下表中的所有产品型号均已停产 。

    型号 可订购的器件编号，（订购码(12NC)） 状态 标示 封装 外形图 回流焊/波峰焊 包装
    74AHC377PW-Q100 74AHC377PW-Q100J
    (935301377118)    		 Obsolete SOT360-1
    TSSOP20
    (SOT360-1)     		SOT360-1 SSOP-TSSOP-VSO-WAVE
    		SOT360-1_118

    环境信息

    下表中的所有产品型号均已停产 。

    型号 可订购的器件编号 化学成分 RoHS RHF指示符
    74AHC377PW-Q100 74AHC377PW-Q100J 74AHC377PW-Q100 rohs rhf rhf
    品质及可靠性免责声明

    Series

    文档 (8)

    文件名称 标题 类型 日期
    74AHC_AHCT377_Q100 Octal D-type flip-flop with data enable; positive-edge trigger Data sheet 2017-05-03
    AN11106 Pin FMEA for AHC/AHCT family Application note 2019-01-09
    SOT360-1 3D model for products with SOT360-1 package Design support 2020-01-22
    ahc377 ahc377 IBIS model IBIS model 2013-04-07
    Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
    TSSOP20_SOT360-1_mk plastic, thin shrink small outline package; 20 leads; 0.65 mm pitch; 6.5 mm x 4.4 mm x 1.1 mm body Marcom graphics 2017-01-28
    SOT360-1 plastic, thin shrink small outline package; 20 leads; 0.65 mm pitch; 6.5 mm x 4.4 mm x 1.1 mm body Package information 2022-06-21
    SSOP-TSSOP-VSO-WAVE Footprint for wave soldering Wave soldering 2009-10-08

    支持

    如果您需要设计/技术支持，请告知我们并填写 应答表 我们会尽快回复您。

    模型

    文件名称 标题 类型 日期
    ahc377 ahc377 IBIS model IBIS model 2013-04-07
    SOT360-1 3D model for products with SOT360-1 package Design support 2020-01-22

    How does it work?

    The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

    交互式数据手册